Follow
Fares Elsabbagh
Fares Elsabbagh
Unknown affiliation
Verified email at gatech.edu
Title
Cited by
Cited by
Year
Vortex: Extending the RISC-V ISA for GPGPU and 3D-graphics
B Tine, KP Yalamarthy, F Elsabbagh, K Hyesoon
MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture …, 2021
632021
Accelerating rtl simulation with hardware-software co-design
F Elsabbagh, S Sheikhha, VA Ying, QM Nguyen, JS Emer, D Sanchez
Proceedings of the 56th Annual IEEE/ACM International Symposium on …, 2023
112023
Vortex: OpenCL Compatible RISC-V GPGPU
F Elsabbagh, B Tine, P Roshan, E Lyons, E Kim, DE Shim, L Zhu, SK Lim
arXiv preprint arXiv:2002.12151, 2020
72020
Vortex risc-v gpgpu system: Extending the isa, synthesizing the microarchitecture, and modeling the software stack
F Elsabbagh, B Asgari, H Kim, S Yalamanchili
Third Workshop on Computer Architecture Research with RISC-V (CARRV 2019 …, 2019
52019
Cash: a single-source hardware-software codesign framework for rapid prototyping
B Tine, F Elsabbagh, L Seyong, J Vetter, H Kim
Proceedings of the 2020 ACM/SIGDA International Symposium on Field …, 2020
12020
Hot Chips 2020 Posters
F Elsabbagh, B Tine, A Chawda, W Gulian, Y Feng, DE Shim, P Roshan, ...
2020 IEEE Hot Chips 32 Symposium (HCS), 1-159, 2020
2020
Vortex: An Open Source Reconfigurable RISC-V GPGPU Accelerator for Architecture Research
HK Fares Elsabbagh, Blaise Tine, Apurve Chawda, Will Gulian, Yaotian Feng ...
Hot Chips, 2020
2020
Vortex RISC-V GPGPU System: Extending the ISA, Synthesizing the Microarchitecture, and Modeling the Software Stack
HKSY Fares Elsabbagh, Bahar Asgari
Computer Architecture Research with RISC-V, 2019
2019
The system can't perform the operation now. Try again later.
Articles 1–8