Zhongdong Qi
Zhongdong Qi
Verified email at
Cited by
Cited by
Accurate prediction of detailed routing congestion using supervised data learning
Z Qi, Y Cai, Q Zhou
2014 IEEE 32nd international conference on computer design (ICCD), 97-103, 2014
An accurate detailed routing routability prediction model in placement
Q Zhou, X Wang, Z Qi, Z Chen, Q Zhou, Y Cai
2015 6th Asia Symposium on Quality Electronic Design (ASQED), 119-122, 2015
Learning-based occupancy behavior detection for smart buildings
SXDT Hengyang Zhao, Zhongdong Qi, Shujuan Wang, Kambiz Vafai, Hai Wang ...
Circuits and Systems (ISCAS), 2016 IEEE International Symposium on, 954-957, 2016
VFGR: A very fast parallel global router with accurate congestion modeling
Z Qi, Y Cai, Q Zhou, Z Li, M Chen
2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 525-530, 2014
Physics-based full-chip TDDB assessment for BEOL interconnects
SXDT Xin Huang, Valeriy Sukharev, Zhongdong Qi, Taeyoung Kim
Proceedings of the 53rd Annual Design Automation Conference, 45, 2016
High quality hypergraph partitioning for logic emulation
B Li, Z Qi, Z Tang, X He, H You
Integration 83, 67-76, 2022
Robust point cloud registration using geometric spatial refinement
Z Wang, Z Qi, Q Peng, Z Wu, Z Zhu
IEEE Robotics and Automation Letters, 2023
Machine Learning Based Framework for Fast Resource Estimation of RTL Designs Targeting FPGAs
B Li, X Zhang, H You, Z Qi, Y Zhang
ACM Transactions on Design Automation of Electronic Systems 28 (2), 1-16, 2022
Design-rule-aware congestion model with explicit modeling of vias and local pin access paths
ZD Qi, YC Cai, Q Zhou
Journal of Computer Science and Technology 30 (3), 614-628, 2015
A novel fine-grain track routing approach for routability and crosstalk optimization
Z Qi, Q Zhou, Y Jia, Y Cai, Z Li, H Yao
2011 12th International Symposium on Quality Electronic Design, 1-6, 2011
Effective and Efficient Detailed Routing with Adaptive Rip-up Scheme and Pin Access Refinement
Z Qi, J Zhang, G Chen, H You
Proceedings of the Great Lakes Symposium on VLSI 2022, 165-168, 2022
MaPart: An Efficient Multi-FPGA System-Aware Hypergraph Partitioning Framework
B Li, S Bi, H You, Z Qi, G Guo, R Sun, Y Zhang
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024
A High Performance Detailed Router Based on Integer Programming with Adaptive Route Guides
Z Qi, S Hu, Q Peng, H You, C Han, Z Zhu
2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC), 975-980, 2024
3-D global routing with layer directive and scenic constraints
Z Qi, Y Cai, Q Zhou, Z Chen
2015 6th Asia Symposium on Quality Electronic Design (ASQED), 114-118, 2015
祁仲冬, 蔡懿慈, 周强
计算机科学技术学报 30 (3), 614-628, 2015
Bridging the Gap between Global Routing and Detailed Routing: A Practical Congestion Model
Z Qi, Y Cai, Q Zhou
2013 International Conference on Computer-Aided Design and Computer Graphics …, 2013
The system can't perform the operation now. Try again later.
Articles 1–16