Alexandre Levisse
Alexandre Levisse
Potvrđena adresa e-pošte na
BLADE: An in-cache computing architecture for edge devices
WA Simon, YM Qureshi, M Rios, A Levisse, M Zapater, D Atienza
IEEE Transactions on Computers 69 (9), 1349-1363, 2020
A fast, reliable and wide-voltage-range in-memory computing architecture
W Simon, J Galicia, A Levisse, M Zapater, D Atienza
Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019
SneakPath compensation circuit for programming and read operations in RRAM-based CrossPoint architectures
A Levisse, B Giraud, JP Noël, M Moreau, JM Portal
2015 15th Non-Volatile Memory Technology Symposium (NVMTS), 1-4, 2015
Sub-pJ consumption and short latency time in RRAM arrays for high endurance applications
G Sassine, C Nail, L Tillie, DA Robayo, A Levisse, C Cagli, KE Hajjam, ...
2018 IEEE International Reliability Physics Symposium (IRPS), P-MY. 2-1-P-MY …, 2018
Design and simulation of a 128 kb embedded nonvolatile memory based on a hybrid RRAM (HfO2)/28 nm FDSOI CMOS technology
JM Portal, M Bocquet, S Onkaraiah, M Moreau, H Aziza, D Deleruyelle, ...
IEEE Transactions on Nanotechnology 16 (4), 677-686, 2017
In-depth investigation of programming and reading operations in RRAM cells integrated with Ovonic Threshold Switching (OTS) selectors
M Alayan, E Vianello, G Navarro, C Carabasse, S La Barbera, A Verdy, ...
2017 IEEE International Electron Devices Meeting (IEDM), 2.3. 1-2.3. 4, 2017
BLADE: A bitline accelerator for devices on the edge
WA Simon, YM Qureshi, A Levisse, M Zapater, D Atienza
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 207-212, 2019
Graphene-based wireless agile interconnects for massive heterogeneous multi-chip processors
S Abadal, R Guirado, H Taghvaee, A Jain, EP de Santana, PH Bolivar, ...
IEEE wireless communications, 2022
Architecture, design and technology guidelines for crosspoint memories
A Levisse, B Giraud, JP Noel, M Moreau, JM Portal
2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH …, 2017
Write termination circuits for RRAM: A holistic approach from technology to application considerations
A Levisse, M Bocquet, M Rios, M Alayan, M Moreau, E Nowak, G Molas, ...
Ieee Access 8, 109297-109308, 2020
Switching event detection and self-termination programming circuit for energy efficient reram memory arrays
M Alayan, E Muhr, A Levisse, M Bocquet, M Moreau, E Nowak, G Molas, ...
IEEE Transactions on Circuits and Systems II: Express Briefs 66 (5), 748-752, 2019
An associativity-agnostic in-cache computing architecture optimized for multiplication
M Rios, W Simon, A Levisse, M Zapater, D Atienza
2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration …, 2019
New perspectives for multicore architectures using advanced technologies
F Clermidy, P Vivet, D Dutoit, Y Thonnart, JL Gonzales, JP Noël, B Giraud, ...
2016 IEEE International Electron Devices Meeting (IEDM), 35.1. 1-35.1. 4, 2016
Alpine: Analog in-memory acceleration with tight processor integration for deep learning
J Klein, I Boybat, Y Qureshi, M Dazzi, A Levisse, G Ansaloni, M Zapater, ...
IEEE Transactions on Computers, 2022
Rram-vac: A variability-aware controller for rram-based memory architectures
S Tuli, M Rios, A Levisse, DA ESL
2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 181-186, 2020
High density emerging resistive memories: What are the limits?
A Levisse, B Giraud, JP Noël, M Moreau, JM Portal
2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS), 1-4, 2017
Functionality enhanced memories for edge-AI embedded systems
A Levisse, M Rios, WA Simon, PE Gaillardon, D Atienza
2019 19th Non-Volatile Memory Technology Symposium (NVMTS), 1-4, 2019
Resistive switching memory architecture based on polarity controllable selectors
A Levisse, PE Gaillardon, B Giraud, I O'Connor, JP Noel, M Moreau, ...
IEEE Transactions on Nanotechnology 18, 183-194, 2018
RRAM crossbar arrays for storage class memory applications: Throughput and density considerations
A Levisse, B Giraud, JP Noel, M Moreau, JM Portal
2018 Conference on Design of Circuits and Integrated Systems (DCIS), 1-6, 2018
Functionality and reliability of resistive RAM (RRAM) for non-volatile memory applications
G Molas, G Piccolboni, M Barci, B Traore, J Guy, G Palma, E Vianello, ...
2016 International Symposium on VLSI Technology, Systems and Application …, 2016
Sustav trenutno ne može provesti ovu radnju. Pokušajte ponovo kasnije.
Članci 1–20