Follow
Andrew Ferraiuolo
Andrew Ferraiuolo
Certora (Startup), Google, Cornell University
Verified email at cornell.edu - Homepage
Title
Cited by
Cited by
Year
Komodo: Using verification to disentangle secure-enclave hardware from software
A Ferraiuolo, A Baumann, C Hawblitzel, B Parno
Proceedings of the 26th Symposium on Operating Systems Principles, 287-305, 2017
2242017
SecDCP: secure dynamic cache partitioning for efficient timing channel protection
Y Wang, A Ferraiuolo, D Zhang, AC Myers, GE Suh
Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016
1572016
Timing channel protection for a shared memory controller
Y Wang, A Ferraiuolo, GE Suh
2014 IEEE 20th International Symposium on High Performance Computer …, 2014
1452014
Verification of a practical hardware security architecture through static information flow analysis
A Ferraiuolo, R Xu, D Zhang, AC Myers, GE Suh
Proceedings of the Twenty-Second International Conference on Architectural …, 2017
1112017
HyperFlow: A processor architecture for nonmalleable, timing-safe information flow security
A Ferraiuolo, M Zhao, AC Myers, GE Suh
Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications …, 2018
792018
Experimental analysis of a ring oscillator network for hardware trojan detection in a 90nm asic
A Ferraiuolo, X Zhang, M Tehranipoor
Proceedings of the International Conference on Computer-Aided Design, 37-42, 2012
682012
Detecting hardware trojans using on-chip sensors in an asic design
S Kelly, X Zhang, M Tehranipoor, A Ferraiuolo
Journal of electronic testing 31, 11-26, 2015
602015
Detection of trojans using a combined ring oscillator network and off-chip transient power analysis
X Zhang, A Ferraiuolo, M Tehranipoor
ACM Journal on Emerging Technologies in Computing Systems (JETC) 9 (3), 1-20, 2013
442013
Secure information flow verification with mutable dependent types
A Ferraiuolo, W Hua, AC Myers, GE Suh
Proceedings of the 54th Annual Design Automation Conference 2017, 1-6, 2017
282017
Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller
A Ferraiuolo, Y Wang, D Zhang, AC Myers, GE Suh
2016 IEEE International Symposium on High Performance Computer Architecture …, 2016
272016
Secure autonomous cyber-physical systems through verifiable information flow control
J Liu, J Corbett-Davies, A Ferraiuolo, A Ivanov, M Luo, GE Suh, AC Myers, ...
Proceedings of the 2018 Workshop on Cyber-Physical Systems Security and …, 2018
152018
Policy transparency: Authorization logic meets general transparency to prove software supply chain integrity
A Ferraiuolo, R Behjati, T Santoro, B Laurie
Proceedings of the 2022 ACM Workshop on Software Supply Chain Offensive …, 2022
112022
Full-processor timing channel protection with applications to secure hardware compartments
A Ferraiuolo, Y Wang, R Xu, D Zhang, A Myers, E Suh
82017
Low-overhead and high coverage run-time race detection through selective meta-data management
R Huang, E Halberg, A Ferraiuolo, GE Suh
2014 IEEE 20th international symposium on high performance computer …, 2014
62014
Security results for SIRRTL, a hardware description language for information flow security
A Ferraiuolo
32017
Timing-Safe Hardware-Level Information Flow Control
A Ferraiuolo
Cornell University, 2018
12018
Videos of demo of self-driving robot with map verification
J Liu, J Corbett-Davies, A Ferraiuolo, M Campbell, AC Myers, GE Suh
12017
MPruner: Optimizing Neural Network Size with CKA-Based Mutual Information Pruning
S Hu, CJ Park, A Ferraiuolo, SK Ko, J Kim, H Song, J Kim
arXiv preprint arXiv:2408.13482, 2024
2024
SecDCP
Y Wang, A Ferraiuolo, D Zhang, AC Myers, GE Suh
Proceedings of the 53rd Annual Design Automation Conference, 2016
2016
The UCONN-PUF: ESC 2011 PUF Entry
N Tuzzio, X Zhang, A Ferraiuolo
The system can't perform the operation now. Try again later.
Articles 1–20