Charles Augustine

Citirano

	Sve	Od 2018.
Citati	3309	1989
H-indeks	32	20
i10-indeks	65	43

420

210

105

315

20092010201120122013201420152016201720182019202020212022202312 15 68 82 124 185 248 291 268 312 379 402 325 335 236

Javni pristup

Prikaži sve

5 članaka

3 članka

dostupno

nije dostupno

Na temelju uvjeta financiranja

Suautori

Kaushik RoyProfessor of Electrical and Computer Engineering, Purdue UniversityPotvrđena adresa e-pošte na purdue.edu
Muhammad KhellahIntel CorpPotvrđena adresa e-pošte na intel.com
somnath paulIntel CorporationPotvrđena adresa e-pošte na intel.com
Georgios PanagopoulosAnalog, RF & mmWave Modeling Line ManagerPotvrđena adresa e-pošte na purdue.edu
Vivek DeIntel Fellow, Intel CorporationPotvrđena adresa e-pošte na intel.com
Arijit RaychowdhurySteve W. Chaddick School Chair for ECE, Georgia Institute of TechnologyPotvrđena adresa e-pošte na ece.gatech.edu
Xuanyao FongNational University of SingaporePotvrđena adresa e-pošte na nus.edu.sg
Carlos TokunagaPrincipal Engineer, IntelPotvrđena adresa e-pošte na intel.com
Shih-Lien Lu (Linus)Washington State University & PieceMakers TechnologyPotvrđena adresa e-pošte na wsu.edu
Mrigank SharadAssistant Professor Grade-I, Rajendra Mishra School of Engg Entrepreneurship, IIT KharagpurPotvrđena adresa e-pošte na rediffmail.in
Emre NeftciInstitute Director, Forschungszentrum Jülich; Professor, RWTH Aachen; Associate Professor UC IrvinePotvrđena adresa e-pošte na fz-juelich.de
Jaydeep KulkarniUniversity of Texas at Austin, Electrical and Computer EngineeringPotvrđena adresa e-pošte na austin.utexas.edu
Georgios DetorakisUniversity of California IrvinePotvrđena adresa e-pošte na uci.edu
Sri Harsha ChodayIntel LabsPotvrđena adresa e-pošte na intel.com
Sadique SheikVP, Artificial Intelligence, SynSense (formerly aiCTX)Potvrđena adresa e-pošte na synsense.ai
Jim TschanzIntel CorporationPotvrđena adresa e-pošte na intel.com
Rangharajan VenkatesanSenior Research ScientistPotvrđena adresa e-pošte na nvidia.com
Behtash Behin-AeinPotvrđena adresa e-pošte na globalfoundries.com
Suyoung BangApplePotvrđena adresa e-pošte na apple.com
Anand RaghunathanProfessor of Electrical and Computer Engineering, Purdue UniversityPotvrđena adresa e-pošte na purdue.edu

Prati

Charles Augustine

Staff Research Scientist, Intel Circuit Research Labs

Potvrđena adresa e-pošte na intel.com - Početna stranica

Low Voltage Circuits/Architecture/Algorithm Machine Learning


Naslov Poredaj po navodima Poredaj po godini Poredaj po naslovu	Citirano Citirano	Godina
Event-driven random back-propagation: Enabling neuromorphic deep learning machines EO Neftci, C Augustine, S Paul, G Detorakis Frontiers in neuroscience 11, 324, 2017	300	2017
Spin-based neuron model with domain-wall magnets as synapse M Sharad, C Augustine, G Panagopoulos, K Roy IEEE Transactions on Nanotechnology 11 (4), 843-853, 2012	201	2012
STTRAM SCALING AND RETENTION FAILURE. H Naeimi, C Augustine, A Raychowdhury, SL Lu, J Tschanz intel technology journal 17 (1), 2013	199	2013
TapeCache: A high density, energy efficient cache based on domain wall memory R Venkatesan, V Kozhikkottu, C Augustine, A Raychowdhury, K Roy, ... Proceedings of the 2012 ACM/IEEE international symposium on Low power …, 2012	173	2012
KNACK: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque MRAM bit-cells X Fong, SK Gupta, NN Mojumder, SH Choday, C Augustine, K Roy 2011 International Conference on Simulation of Semiconductor Processes and …, 2011	171	2011
Low-power functionality enhanced computation architecture using spin-based devices C Augustine, G Panagopoulos, B Behin-Aein, S Srinivasan, A Sarkar, ... 2011 IEEE/ACM International Symposium on Nanoscale Architectures, 129-136, 2011	103	2011
Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement J Li, C Augustine, S Salahuddin, K Roy Proceedings of the 45th annual Design Automation Conference, 278-283, 2008	103	2008
Physics-based SPICE-compatible compact model for simulating hybrid MTJ/CMOS circuits GD Panagopoulos, C Augustine, K Roy IEEE Transactions on Electron Devices 60 (9), 2808-2814, 2013	92	2013
Enabling wide autonomous DVFS in a 22 nm graphics execution core using a digitally controlled fully integrated voltage regulator ST Kim, YC Shih, K Mazumdar, R Jain, JF Ryan, C Tokunaga, ... IEEE Journal of Solid-State Circuits 51 (1), 18-30, 2015	82	2015
Postsilicon voltage guard-band reduction in a 22 nm graphics execution core using adaptive voltage scaling and dynamic power gating M Cho, ST Kim, C Tokunaga, C Augustine, JP Kulkarni, K Ravichandran, ... IEEE Journal of Solid-State Circuits 52 (1), 50-63, 2016	81	2016
Detecting keywords in audio using a spiking neural network M Khellah, O Arad, B Ravindran, S Paul, C Augustine, BU Pedroni US Patent 10,403,266, 2019	75	2019
Spin-transfer torque MRAMs for low power memories: Perspective and prospective C Augustine, NN Mojumder, X Fong, SH Choday, SP Park, K Roy IEEE Sensors Journal 12 (4), 756-766, 2011	73	2011
SPICE models for magnetic tunnel junctions based on monodomain approximation X Fong, SH Choday, P Georgios, C Augustine, K Roy NanoHub, 2013	70	2013
Write operations in spin transfer torque memory H Naeimi, SLL Lu, C Augustine US Patent 9,299,412, 2016	56	2016
Numerical analysis of domain wall propagation for dense memory arrays C Augustine, A Raychowdhury, B Behin-Aein, S Srinivasan, J Tschanz, ... 2011 International Electron Devices Meeting, 17.6. 1-17.6. 4, 2011	56	2011
Resistive memory write operation with merged reset H Naeimi, SLL Lu, C Augustine US Patent 9,520,192, 2016	55	2016
Proposal for neuromorphic hardware using spin devices M Sharad, C Augustine, G Panagopoulos, K Roy arXiv preprint arXiv:1206.3227, 2012	51	2012
Numerical analysis of typical STT-MTJ stacks for 1T-1R memory arrays C Augustine, A Raychowdhury, D Somasekhar, J Tschanz, K Roy, VK De 2010 International Electron Devices Meeting, 22.7. 1-22.7. 4, 2010	51	2010
Effect of quantum confinement on spin transport and magnetization dynamics in dual barrier spin transfer torque magnetic tunnel junctions NN Mojumder, C Augustine, DE Nikonov, K Roy Journal of Applied Physics 108 (10), 2010	51	2010
Modeling of dielectric breakdown-induced time-dependent STT-MRAM performance degradation G Panagopoulos, C Augustine, K Roy 69th Device Research Conference, 125-126, 2011	48	2011

Sustav trenutno ne može provesti ovu radnju. Pokušajte ponovo kasnije.

Članci 1–20

Godišnji broj citata

Dvostruki navodi

Spojeni navodi

Dodavanje suautoraSuautori

Prati

Citirano

Suautori