Avirup Dasgupta

Citirano

	Sve	Od 2018.
Citati	844	758
H-indeks	18	18
i10-indeks	25	25

220

110

165

20142015201620172018201920202021202220234 15 24 43 108 79 128 150 206 87

Javni pristup

Prikaži sve

11 članaka

17 članaka

dostupno

nije dostupno

Na temelju uvjeta financiranja

Suautori

Yogesh S. ChauhanFellow IEEE, FNAE, Professor-IIT KanpurPotvrđena adresa e-pošte na iitk.ac.in
chenming huUniversity of California, BerkeleyPotvrđena adresa e-pošte na eecs.berkeley.edu
sourabh khandelwalUC BerkeleyPotvrđena adresa e-pošte na berkeley.edu
Pragya KushwahaSpace Application Centre ISRO, Ahmedabad, IndiaPotvrđena adresa e-pošte na ieee.org
Sayeef SalahuddinTSMC Distinguished Professor of EECS, University of California, BerkeleyPotvrđena adresa e-pošte na berkeley.edu
Ming-Yen KaoUC BerkeleyPotvrđena adresa e-pošte na berkeley.edu
Sudip GhoshDST Young Scientist, IIT-KanpurPotvrđena adresa e-pošte na iitk.ac.in
Yen-Kai LinUniversity of California Berkeley; Samsung; ApplePotvrđena adresa e-pošte na berkeley.edu
Amit AgarwalProfessor, Indian Institute of Technology, Kanpur (India)Potvrđena adresa e-pošte na iitk.ac.in
YU-HUNG LIAOUC BerkeleyPotvrđena adresa e-pošte na berkeley.edu
Girish PahwaExecutive Director, Berkeley Device Modeling Center, UC BerkeleyPotvrđena adresa e-pošte na berkeley.edu
SHIVENDRA SINGH PARIHARResearch Scholar, Indian Institute of Technology KanpurPotvrđena adresa e-pošte na iitk.ac.in
Priyank RastogiIntel Technologies India Pvt. Ltd.Potvrđena adresa e-pošte na intel.com
Chetan Kumar DabhiUC Berkeley | BSIM Group | IIT Kanpur | NIT SuratPotvrđena adresa e-pošte na berkeley.edu
Amol GaidhanePostdoctoral Researcher, Arizona State University || Ph.D., IIT KanpurPotvrđena adresa e-pošte na asu.edu
Juan Pablo Duarte SepulvedaApplePotvrđena adresa e-pošte na apple.com
Amit VermaDepartment of Electrical Engineering, Indian Institute of Technology KanpurPotvrđena adresa e-pošte na iitk.ac.in
chandan yadavAssistant Professor, National Institute of Technology Calicut, Kerala, IndiaPotvrđena adresa e-pošte na nitc.ac.in
Deepanjan DattaIndian Association for the Cultivation of SciencePotvrđena adresa e-pošte na purdue.edu
Samarth AgarwalArchitect, Samsung ResearchPotvrđena adresa e-pošte na samsung.com

Prati

Avirup Dasgupta

Indian Institute of Technology Roorkee

Potvrđena adresa e-pošte na ece.iitr.ac.in - Početna stranica

Compact modeling Semiconductor devices


Naslov Poredaj po navodima Poredaj po godini Poredaj po naslovu	Citirano Citirano	Godina
Capacitance Modeling in Dual Field-Plate Power GaN HEMT for Accurate Switching Behavior S Aamir Ahsan, S Ghosh, K Sharma, A Dasgupta, S Khandelwal, ... IEEE Transactions on Electron Devices 63 (2), 2016	84*	2016
Proposal for capacitance matching in negative capacitance field-effect transistors H Agarwal, P Kushwaha, YK Lin, MY Kao, YH Liao, A Dasgupta, ... IEEE Electron Device Letters 40 (3), 463-466, 2019	66	2019
BSIM-CMG: Standard FinFET compact model for advanced circuit design JP Duarte, S Khandelwal, A Medury, C Hu, P Kushwaha, H Agarwal, ... ESSCIRC Conference 2015-41st European Solid-State Circuits Conference …, 2015	65	2015
Surface-Potential-Based Compact Modeling of Gate Current in AlGaN/GaN HEMTs S Ghosh, A Dasgupta, S Khandelwal, S Agnihotri, YS Chauhan IEEE Transactions on Electron Devices 62 (2), 443-448, 2014	65	2014
Surface Potential Based Modeling of Thermal Noise for HEMT Circuit Simulation A Dasgupta, S Khandelwal, YS Chauhan IEEE Microwave and Wireless Components Letters 25 (6), 376-378, 2015	42	2015
BSIM compact model of quantum confinement in advanced nanosheet FETs A Dasgupta, SS Parihar, P Kushwaha, H Agarwal, MY Kao, S Salahuddin, ... IEEE Transactions on Electron Devices 67 (2), 730-737, 2020	36	2020
Asm-hemt: Compact model for gan hemts A Dasgupta, S Ghosh, YS Chauhan, S Khandelwal 2015 IEEE International Conference on Electron Devices and Solid-State …, 2015	33	2015
Compact Modeling of Flicker Noise in HEMTs A Dasgupta, S Khandelwal, YS Chauhan IEEE Journal of Electron Devices Society 2 (6), 174-178, 2014	32	2014
Spacer Engineering in Negative Capacitance FinFETs YK Lin, H Agarwal, MY Kao, J Zhou, YH Liao, A Dasgupta, P Kushwaha, ... IEEE Electron Device Letters 40 (6), 1009-1012, 2019	31	2019
Compact modeling of temperature effects in FDSOI and FinFET devices down to cryogenic temperatures G Pahwa, P Kushwaha, A Dasgupta, S Salahuddin, C Hu IEEE Transactions on Electron Devices 68 (9), 4223-4230, 2021	25	2021
Compact Modeling of Surface Potential, Charge and Current in Nanoscale Transistors under Quasi-Ballistic Regime A Dasgupta, A Agarwal, S Khandelwal, YS Chauhan IEEE Transactions on Electron Devices 63 (11), 4151-4159, 2016	25	2016
Unified compact model for nanowire transistors including quantum effects and quasi-ballistic transport A Dasgupta, A Agarwal, YS Chauhan IEEE Transactions on Electron Devices 64 (4), 1837-1845, 2017	24	2017
GaN HEMT Modeling for Power and RF Applications using ASM-HEMT S Ghosh, SA Ahsan, A Dasgupta, S Khandelwal, YS Chauhan IEEE International Conference on Emerging Electronics (ICEE, 2016	23	2016
Characterization and Modeling of Flicker Noise in FinFETs at Advanced Technology node P Kushwaha, H Agarwal, YK Lin, A Dasgupta, MY Kao, Y Lu, Y Yue, ... IEEE Electron Device Letters 40 (6), 985-988, 2019	22	2019
Optimization of NCFET by Matching Dielectric and Ferroelectric Nonuniformly along the Channel MY Kao, YK Lin, H Agarwal, YH Liao, P Kushwaha, A Dasgupta, ... IEEE Electron Device Letters 40 (5), 822-825, 2019	22	2019
Design optimization techniques in nanosheet transistor for RF applications P Kushwaha, A Dasgupta, MY Kao, H Agarwal, S Salahuddin, C Hu IEEE Transactions on Electron Devices 67 (10), 4515-4520, 2020	19	2020
Compact model for geometry dependent mobility in nanosheet FETs A Dasgupta, SS Parihar, H Agarwal, P Kushwaha, YS Chauhan, C Hu IEEE Electron Device Letters 41 (3), 313-316, 2020	19	2020
Compact Modeling of Cross-Sectional Scaling in Gate-All-Around FETs: 3-D to 1-D Transition A Dasgupta, P Rastogi, A Agarwal, C Hu, YS Chauhan IEEE Transactions on Electron Devices, 2018	18	2018
Compact Modeling of Negative-Capacitance FDSOI FETs for Circuit Simulations CK Dabhi, SS Parihar, A Dasgupta, YS Chauhan IEEE Transactions on Electron Devices 67 (7), 2710-2716, 2020	16	2020
Compact modeling of drain current thermal noise in FDSOI MOSFETs including back-bias effect Y Sahu, P Kushwaha, A Dasgupta, C Hu, YS Chauhan IEEE Transactions on Microwave Theory and Techniques 65 (7), 2261-2270, 2017	16	2017

Sustav trenutno ne može provesti ovu radnju. Pokušajte ponovo kasnije.

Članci 1–20

Godišnji broj citata

Dvostruki navodi

Spojeni navodi

Dodavanje suautoraSuautori

Prati

Citirano

Suautori