Joel Emer

Citirano

	Sve	Od 2018.
Citati	31064	19070
H-indeks	70	48
i10-indeks	151	104

4000

2000

1000

3000

199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023108 155 222 191 268 267 333 407 454 515 548 608 562 697 649 684 825 845 908 963 1132 1709 2645 3282 3863 3959 3593

Javni pristup

Prikaži sve

31 članak

0 članaka

dostupno

nije dostupno

Na temelju uvjeta financiranja

Suautori

Vivienne SzeAssociate Professor, EECS at MITPotvrđena adresa e-pošte na mit.edu
Steve KecklerVice President of Architecture Research, NVIDIAPotvrđena adresa e-pošte na cs.utexas.edu
Aamer JaleelArchitecture Research Group (ARG), Nvidia ResearchPotvrđena adresa e-pošte na nvidia.com
Angshuman ParasharSr. Research Scientist, NVIDIAPotvrđena adresa e-pošte na nvidia.com
Yu-Hsin ChenLead AI Architect at EnCharge AIPotvrđena adresa e-pošte na enchargeai.com
Tien-Ju YangMassachusetts Institute of TechnologyPotvrđena adresa e-pošte na mit.edu
Michael C. AdlerIntelPotvrđena adresa e-pošte na intel.com
Steven K. ReinhardtMicrosoftPotvrđena adresa e-pošte na microsoft.com
William DallyChief Scientist, NVIDIA; Adjunct Professor of CS and EE, Stanford University;Potvrđena adresa e-pošte na stanford.edu
Brucek KhailanySenior Director of VLSI Research, NVIDIAPotvrđena adresa e-pošte na cva.stanford.edu
Dean TullsenProfessor of Computer Science and Engineering, UC San DiegoPotvrđena adresa e-pošte na eng.ucsd.edu
Yakun Sophia ShaoAssistant Professor, UC BerkeleyPotvrđena adresa e-pošte na berkeley.edu
William HasenplaughD. E. Shaw ResearchPotvrđena adresa e-pošte na mit.edu
Susan J EggersProfessor of Computer Science, University of WashingtonPotvrđena adresa e-pošte na cs.washington.edu
Henry M. LevyProfessor and Wissner-Slivka Chair, Paul G. Allen School of Computer Science & EngineeringPotvrđena adresa e-pošte na cs.washington.edu
Kermin Elliott FlemingIntel CorporationPotvrđena adresa e-pošte na intel.com
Neal CragoSenior Research Scientist, NVIDIAPotvrđena adresa e-pošte na nvidia.com
Daniel SanchezMassachusetts Institute of TechnologyPotvrđena adresa e-pošte na csail.mit.edu
Jason ClemonsNVIDIA - Senior Research ScientistPotvrđena adresa e-pošte na nvidia.com
Priyanka RainaAssistant Professor, Stanford UniversityPotvrđena adresa e-pošte na stanford.edu

Prati

Joel Emer

Professor of the Practice, MIT - Sr. Distinguished Research Scientist, Nvidia

Potvrđena adresa e-pošte na csail.mit.edu - Početna stranica

Computer Architecture


Naslov Poredaj po navodima Poredaj po godini Poredaj po naslovu	Citirano Citirano	Godina
Efficient processing of deep neural networks: A tutorial and survey V Sze, YH Chen, TJ Yang, JS Emer Proceedings of the IEEE 105 (12), 2295-2329, 2017	3738	2017
Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks YH Chen, T Krishna, JS Emer, V Sze IEEE journal of solid-state circuits 52 (1), 127-138, 2016	3386	2016
Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks YH Chen, J Emer, V Sze ACM SIGARCH computer architecture news 44 (3), 367-379, 2016	1715	2016
A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor SS Mukherjee, C Weaver, J Emer, SK Reinhardt, T Austin Proceedings. 36th Annual IEEE/ACM International Symposium on …, 2003	1270	2003
SCNN: An accelerator for compressed-sparse convolutional neural networks A Parashar, M Rhu, A Mukkara, A Puglielli, R Venkatesan, B Khailany, ... ACM SIGARCH computer architecture news 45 (2), 27-40, 2017	1253	2017
Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor DM Tullsen, SJ Eggers, JS Emer, HM Levy, JL Lo, RL Stamm Proceedings of the 23rd annual international symposium on Computer …, 1996	1225	1996
Adaptive insertion policies for high performance caching MK Qureshi, A Jaleel, YN Patt, SC Steely, J Emer ACM SIGARCH Computer Architecture News 35 (2), 381-391, 2007	954	2007
High performance cache replacement using re-reference interval prediction (RRIP) A Jaleel, KB Theobald, SC Steely Jr, J Emer ACM SIGARCH computer architecture news 38 (3), 60-71, 2010	933	2010
Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices YH Chen, TJ Yang, J Emer, V Sze IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9 (2 …, 2019	829	2019
Simultaneous multithreading: A platform for next-generation processors SJ Eggers, JS Emer, HM Levy, JL Lo, RL Stamm, DM Tullsen IEEE micro 17 (5), 12-19, 1997	709	1997
The soft error problem: An architectural perspective SS Mukherjee, J Emer, SK Reinhardt 11th International Symposium on High-Performance Computer Architecture, 243-247, 2005	582	2005
Understanding error propagation in deep learning neural network (DNN) accelerators and applications G Li, SKS Hari, M Sullivan, T Tsai, K Pattabiraman, J Emer, SW Keckler Proceedings of the International Conference for High Performance Computing …, 2017	480	2017
Memory dependence prediction using store sets GZ Chrysos, JS Emer ACM SIGARCH Computer Architecture News 26 (3), 142-153, 1998	472	1998
Scheduling heterogeneous multi-cores through performance impact estimation (PIE) K Van Craeynest, A Jaleel, L Eeckhout, P Narvaez, J Emer ACM SIGARCH Computer Architecture News 40 (3), 213-224, 2012	437	2012
Adaptive insertion policies for managing shared caches A Jaleel, W Hasenplaugh, M Qureshi, J Sebot, S Steely Jr, J Emer Proceedings of the 17th international conference on Parallel architectures …, 2008	418	2008
Hardware for machine learning: Challenges and opportunities V Sze, YH Chen, J Emer, A Suleiman, Z Zhang 2017 IEEE Custom Integrated Circuits Conference (CICC), 1-8, 2017	384	2017
Techniques to reduce the soft error rate of a high-performance microprocessor C Weaver, J Emer, SS Mukherjee, SK Reinhardt ACM SIGARCH Computer Architecture News 32 (2), 264, 2004	383	2004
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading JL Lo, JS Emer, HM Levy, RL Stamm, DM Tullsen, SJ Eggers ACM Transactions on Computer Systems (TOCS) 15 (3), 322-354, 1997	369	1997
DAWG: A defense against cache timing attacks in speculative execution processors V Kiriansky, I Lebedev, S Amarasinghe, S Devadas, J Emer 2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …, 2018	332	2018
There’s plenty of room at the Top: What will drive computer performance after Moore’s law? CE Leiserson, NC Thompson, JS Emer, BC Kuszmaul, BW Lampson, ... Science 368 (6495), eaam9744, 2020	325	2020

Sustav trenutno ne može provesti ovu radnju. Pokušajte ponovo kasnije.

Članci 1–20

Godišnji broj citata

Dvostruki navodi

Spojeni navodi

Dodavanje suautoraSuautori

Prati

Citirano

Suautori